Survey of FPGA applications in the period 2000 – 2015 (Technical Report) by Romoth, Johannes et al.
See	discussions,	stats,	and	author	profiles	for	this	publication	at:	https://www.researchgate.net/publication/314373950
Survey	of	FPGA	applications	in	the	period	2000	–
2015
Technical	Report	·	March	2017
DOI:	10.13140/RG.2.2.16364.56960
CITATIONS
0
READS
944
3	authors,	including:
Some	of	the	authors	of	this	publication	are	also	working	on	these	related	projects:
Dynamic	Reconfigurable	Processing	Module	(DRPM)	View	project
Modular	Microserver	DataCentre	(M2DC)	View	project
Johannes	Romoth
Bielefeld	University
6	PUBLICATIONS			40	CITATIONS			
SEE	PROFILE
Mario	Porrmann
Bielefeld	University
188	PUBLICATIONS			1,718	CITATIONS			
SEE	PROFILE
All	content	following	this	page	was	uploaded	by	Johannes	Romoth	on	09	March	2017.
The	user	has	requested	enhancement	of	the	downloaded	file.
Survey of FPGA applications in the period
2000 – 2015
Johannes Romoth, Mario Porrmann, and Ulrich Ru¨ckert
Center of Excellence Cognitive Interaction Technology, Bielefeld University, Germany
Abstract—Since their introduction, FPGAs can be seen in more
and more different fields of applications. The key advantage is
the combination of software-like flexibility with the performance
otherwise common to hardware. Nevertheless, every application
field introduces special requirements to the used computational
architecture. This paper provides an overview of the different
topics FPGAs have been used for in the last 15 years of research
and why they have been chosen over other processing units like
e.g. CPUs.
I. INTRODUCTION
While FPGAs as a high performance computing platform
are still overshadowed by CPUs and in recent years by
GPGPUs, they do have an impact in several fields of scientific
computing. The three main contributions FPGAs offer are
hard real-time computations, parallelism, and a high user I/O
pin count, including protocol independent high-speed serial
links, which allow the FPGA to be connected to almost every
application specific circuit. Over the last 15 years numerous
publications have named FPGAs as the main component for
their implementation. It is therefore safe to say that FPGAs
have evolved from a mainly ”glue logic” component, which
could also implement some basic Boolean functions [1], to a
versatile high performance computing platform.
In this paper IEEE listed scientific publications in the
period between 2000 and 2015 were evaluated in order to
get an overview of the typical application fields FPGAs are
used in. Figure 1 depicts the quantity of all IEEE listed
publications up until the year 2015 which are tagged with the
keyword ”FPGA”. Starting in 1989 with just 2 publications,
the number slowly increased to 391 in the year 2000. For the
next 10 years FPGAs were gaining more and more attention
from various research groups. In 2010 a peek in terms of
publication quantity was reached with 2906 papers, journal
entries and book chapters. Up until today FPGAs have not lost
the researchers’ interest, although the number of publications
has settled down a little compared to 2010. Publications tagged
with the keyword ”FPGA” all have a different focus on the
topic. While most papers show the implementation of various
applications on available FPGAs, other publications propose
new FPGA architectures or reconfiguration methodologies.
This survey takes a closer look on the different applications
using FPGAs. To understand why FPGAs were chosen over
CPUs, DSPs, or GPGPUs for the specific implementation it
is necessary to identify the applications that benefit the most
from their usage. Future design decisions can be based on this
compiled information when it comes to evaluating if FPGAs
1989 1991 1993 1995 1997 1999 2001 2003 2005 2007 2009 2011 2013 2015
Year
0
200
400
600
800
1000
1200
1400
1600
1800
2000
2200
2400
2600
2800
3000
Q
ua
nt
ity
Fig. 1. IEEE listed FPGA related publications per year
are a promising target platform. This counts besides the fact
that an ASIC realization is not feasible due to economic
reasons.
The paper is structured as follows. Starting with an ex-
planation and a graphical overview of the distribution of
FPGA applications in the reviewed publications, the significant
identified fields are introduced. The conclusion sums up the
results. All reviewed literature is listed with categorization and
keywords in the final section.
A. Related Work
While [2] includes an overview of application fields for
FPGAs and FPGA-cluster, it focuses on giving a general
overview of working with this kind of technology and there-
fore lacks the detail given in this paper.
A more detailed view on the topic is given in [3]. Never-
theless, the main focus of the publication lies in highlighting
the differences in the design process, especially comparing the
design process of software based systems with the respective
FPGA based approach.
Highlighting the use of reconfigurable hardware as a plat-
form for digital controller, the only implementations shown in
[4] are from the field of control engineering. Still, the author
identifies three main reasons for a technology migration onto
FPGAs or similar reconfigurable hardware, namely algorithm
acceleration, flexibility, and implementation cost.
The evaluation [5] concentrates on the architectural devel-
opment and challenges of modern FPGAs. Nevertheless, it
confirms the reasons for using FPGAs as a hardware platform
given in this survey.
Emphasizing the capabilities of high-level synthesis tools
in order to implement new designs or migrate software tasks
onto FPGAs, the survey of [6] gives an in-depth overview of
the different tools currently available. Although the benefits of
using the specific tools to transfer algorithms from different
application fields are shown, an evaluation which applications
would benefit the most and why is not given.
II. APPLICATION FIELDS OF FPGAS
The following 22 application fields were identified during
the review. To qualify as a distinctive category there have
to be at least two independent publications of two or more
different contributing authors. This work does not separate
applications targeting single FPGAs from those running on
a set of FPGAs or an FPGA-cluster. All application fields
identified in the publications listed in the section of Related
Work, could be verified and are discussed in the following
paragraphs. Although some application fields listed could be
categorized as subcategories of others, e.g. fuzzy logic as part
of control engineering, the authors chose to highlight them
separately, since the mechanisms of the implementation or the
requirements leading to an FPGA realization differ.
Since the publication count listed in the IEEE Xplore digital
library exceeds more than 2000 papers, book articles, journal
entries, etc. per year in the recent years, it is impossible to
manually analyze all of them. As shown in figure 1 there are
some years with higher publication counts than others. There-
fore, a random sample of 50 publications for each year has
been analyzed, which might result in an over representation of
specific topics for the given year, especially when the overall
quantity of publications is rather small, like for example in
the early 2000s.
The complete list of all categorized papers is given in table
I. The distribution presented in figure 2 shows that some
scientific areas seem to benefit specifically from the compu-
tational functions FPGAs offer. Several implementations can
be categorized to more than one application and are therefore
visible in all the corresponding vertical bars. Figure 3 gives an
overview of the percentage of the application fields in regard
to all analyzed publications. For the sake of readability, both
figures use the same color encoding.
The three areas communication, image processing, and
control engineering benefit in particular from implementing
their specific algorithms in FPGAs, with 17%, 15%, and
14% of the total publications respectively. This can also be
derived from figure 2 since these three topics show the largest
publication count, with only some minor exceptions, in all
given years.
A. Application fields
The following sections will shortly introduce the different
application categories and show why the authors have chosen
to use FPGAs for their implementation rather than other
computing architectures.
1) Communication: In order to be used in the hard real-
time environment of e.g. software defined radio, complex
algorithms like FFT and FIR have to be implemented in the
FPGA. Since the continuity of the data stream may not be
interrupted, parallel computations of the information allows
a much lower clock rate than the actual incoming data rate.
Again, like in the relative field of mathematics, DSP hard-
macros in modern FPGA technology allow the integration of
otherwise distributed computations in a single circuit. This
leads to an overall power saving and more adaptable system
design.
2) Image processing: Typical tasks in image processing
are to evaluate single images or multiple frames of a video
signal for dedicated criteria like object tracking or depth and
movement information extraction. The field of robotics also
benefits from the results gained by image processing on FP-
GAs. The main reason for implementing algorithms in FPGAs
is the parallelism which allows e.g. real-time image filtering
for pre-processing purposes. The local memory included in
modern FPGA architectures enables the buffering of relevant
image information in order to minimize the communication
with external memories, which can form a potential bottleneck.
3) Control engineering: As with fuzzy logic the main
contribution FPGAs have to offer is their ability to implement
controller as a hard real-time system. Therefore, it is possi-
ble to react to any time critical changes in the controlling
environment. Another aspect is the possibility to reconfigure
the FPGA during run time, which allows an adaptation to a
changing environment by choosing the best fitting controller,
while reducing the necessary logic resources. Besides mone-
tary savings due to smaller devices, the energy consumption
of the complete system can be reduced. In [4] the field of
control engineering tasks is further divided into six categories,
whereas motor control, power electronics, and motion control
form 72 % of the evaluated implementations.
4) Networks: Analyzing network traffic without decreasing
the overall network performance demands the real-time capa-
bilities that are offered by FPGAs. On the other hand, the
energy costs of large configurable switching knots can be
reduced compared to CPU based implementations. With the
introduction of PCIe hard-macros within the FPGA fabric an
integration in a common server infrastructure can be achieved
which allows an on-time reconfigurable architecture. The
flexibility of FPGAs is the main reason stated for choosing
them to implement even uncommon switching behavior, like
single to broadcast transmissions.
5) Cryptography: Massive parallelism and the possibility to
configure the computational units to the bit-width needed are
the main reasons for using FPGAs in the fields of both encrypt-
ing / decrypting and breaking the encryption of encrypted data.
The level of parallelism, especially for brute force dictionary
attacks, often exceeds the logic resources of a single FPGA.
Clustering multiple FPGAs in one system leads to new high
performance computing architectures.
6) Mathematics: Dedicated DSP blocks within the FPGA
fabric allow the port of mathematical models from CPUs or
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Fig. 3. Distribution of FPGA applications
GPGPUs, although floating point arithmetic is rather complex
to implement, vendor and third party tools offer configurable
soft macros of various floating point computations. The ac-
celeration of calculations is the most important aspect for the
implementation on FPGAs.
7) Neuro-computing: Different digital approaches to arti-
ficial neural networks benefit from the given parallelism of
FPGAs. The memory resources available in the FPGA can be
used to implement local independent neurons, which can be
connected in various forms. The overall acceleration of the
implementation is the main aspect of using FPGAs. Deep-
learning currently gains an increased popularity with multina-
tional companies like Microsoft [7] pushing the research.
8) Processor design: Using FPGAs as an implementation
plattform for processors allows for an highly flexible system
design. While discrete solutions necessarily lead to a more
complex system, with potential communication bottlenecks
between the components implemented in the FPGA and the
processor, the integration of a whole specialized or general
purpose processor architecture in the FPGA fabric enables
a tight coupling of all components. Besides, completely new
architecture approaches including different hardware accelera-
tion engines could be evaluated in a closed environment before
moving onward to prototyping.
9) Data acquisition: Besides configuring, receiving, and
transporting data from sources like ADCs, FPGAs themselves
can become a part of a sensor setup to acquire information
about certain events. E.g. the regular structure of the FPGA
fabric allows the creation of high precision time-to-digital
converter. Part of the data acquisition can also be the separation
of invalid data fragments or the compression of the data to be
transmitted in order to use a communication infrastructure with
limited bandwidth.
10) Simulation: The acceleration through parallelism of
large scale simulation is one aspect for the use of FPGAs in
this field. A second aspect is the real-time capability when the
simulation directly interacts with the surrounding environment,
e.g. the implementation of a hardware in-the-loop simulator,
which emulates the sensor inputs of a processing unit and
reacts to the unit’s outgoing signals.
11) Prototyping: One of the main application fields for
FPGAs right from the start of their usage has been the func-
tional prototyping of future ASICs. Since the design flow of
FPGA implementations and ASIC logic description is similar
in many aspects, ASIC designs can be translated to a FPGA
configuration with only minor adaptations. Therefore, it is
possible to examine the functional behavior of the future ASIC
although the FPGA design will most likely run at a lower
speed. The speed-up gained by implementing the functional
prototype compared to software based simulations is the main
reason mentioned for using FPGAs in prototyping.
12) Medical: Besides the acceleration of the evaluation of
acquired data like the surveillance of vital functions, FPGAs
are used in medical teaching simulators to generate a real-time
response to tactile instruments. Like in control engineering a
real-time response to any input is most important for a realistic
feedback.
13) Bio-computing: Computational challenging tasks like
sequencing of genetic structures can be paralleled and there-
fore accelerated in regard to a single thread computation. A
typical task is the characterization of genetic sets. Since this
is a data intensive task which can be computed independently
from one another, modern FPGA structures with local memory
to store the required data directly in the FPGA fabric allow a
high level of parallelism.
14) Space: In order to ensure a reliable response under
harsh radiation conditions, a given design can be triplicated so
that errors in the computation can be detected and corrected.
Furthermore, the part of the design which produces faulty
results can be reconfigured during run-time and therefore
recovered to a normal state of operation. Another aspect is
the limited power and communication bandwidth on-board of
extra terrestrial vehicles, e.g. satellites, which enforces the
pre-processing and the compression of the data before the
transmission to the ground station.
15) Fuzzy logic: The fixed latency during the decision ma-
king of the implemented algorithm results in a hard real-time
environment and allows therefore the realization of controller
tasks. Since the mechanisms of fuzzy logic are completely
different from classic control units, fuzzy logic is introduced
as a distinctive application field, although both fields might be
subsumed as control applications.
16) Robotics: The applications in the field of robotics
implemented on FPGAs are a collection of tasks from several
application fields presented in this paper. Realizations of
optical flow systems and tracking of objects based on the
data of multiple sensor inputs are the main categories. Like in
control engineering, real-time requirements when controlling
the movement of the robot were also mentioned as a reason
for using reconfigurable architectures. Mobile platforms gain
from the reduced power consumption of FPGAs compared to
other computational systems. Furthermore, the mechanisms of
dynamic reconfiguration are used in order to not only adapt to
changing conditions but also to reduce the power consumption
without limiting the robot’s abilities.
17) Data-Mining: Data-mining applications try to identify
or extract specific characteristics out of a given large set of
data. Like in the field of bio-computing the computational
tasks are data intensive and therefore benefit from the par-
allelism and local memory of the FPGAs. Furthermore, new
system architectures combining persistent memories and FP-
GAs eliminate potential bandwidth bottlenecks. The methods
often used include artificial neural networks, which is also an
independent application field in this work.
18) Testing: Creating stimuli and evaluating the response
of a device under test by using an FPGA allow a higher count
of tested devices in a given amount of time, compared to
software based test setups. The complexity of the test scenario
can include the design of a whole system level environment
in order to ensure the correct behavior of the tested device.
The level of parallelism offered by the FPGAs enables the
generation of multiple test signals with various characteristics,
ranging from standard digital commands to complex wave
form generation by using PWM signals or controlling external
digital-to-analog converter.
19) Physics: Accelerating physical simulations by utilizing
the parallel FPGA structure is the main application in physics.
A typical simulation scenario is particle movement in e.g.
fluid mechanics. Besides that, combined data acquisition and
pre-processing units are implemented in FPGAs in large scale
experimental physical installations. Those units are necessary
to process the high amount of incoming data in real-time to
ensure that no relevant information gets lost while filtering and
compressing the data for further investigations.
20) Scheduling: The real-time response to a changing en-
vironment is the main reason for using FPGAs in the field
of dynamic task scheduling or resource scheduling. High-
speed interconnects offered by the IO technology of the
FPGAs allow a tight coupling of secondary components to
the FPGA. Reducing the workload of a CPU by moving the
task scheduling to a FPGA co-processor increases the overall
efficiency of the system.
21) Games theory: Corresponding to implementations from
the field of financial computations, decision prediction at a
highly reliable level is a task which can be accelerated by
FPGAs. Artificial intelligence implementations for games like
Go or Chess benefit from the possibilities FPGAs offer by
allowing the parallel computation of multiple variations of the
current progress and future scenarios.
22) Financial computing: As studies showed that high-
performance FPGA systems are more energy efficient, while
the precision of a simulation can be adapted to the desired
error ratio, the usage of FPGAs also leads to energy savings
in high performance computing. Another important argument
for using FPGAs in financial simulations and for market
prediction is the real-time capability which allows a response
with a fixed timing to any observed changes in the stock
market.
23) Other: Other applications include glue logic functions
which benefit from the FPGA’s pinout flexibility. The genera-
tion of arbitrary wave forms or digital delay lines make use of
the reliable signal timing behavior of the FPGA architecture.
III. CONCLUSION
This paper demonstrates that the main contribution FPGAs
offer to almost all fields of applications is their ability to
meet hard real-time requirements, which is supported by
their reconfigurable fine granular architecture. This distinctive
architecture in regard to CPUs and GPGPUs elaborates the
parallelism down to the bit-level of each implementation.
While not matching the clock frequencies of the two other
ones, FPGAs allow adjustments to the pipelining structure and
can therefore easily match up in terms of data throughput.
In topics with a lower publication count the main reason for
using FPGAs is to achieve an acceleration of specific compu-
tations. Again, the high level of parallelism offered by FPGAs
enable applications to gain a significant speed-up, especially
in comparison to even modern multi-core architecture CPUs.
FPGA implementations are able to achieve or at least get near
the degree of speed-up defined by Amdahls law [8].
As the homogeneous configurable logic block matrix
paradigm is becoming obsolete with every new generation of
FPGAs, more and more applications relying on typical DSP
computations have been ported to FPGAs. By introducing hard
encoded dedicated macros like multiply-accumulate units and
divider units, the problems FPGAs face with floating point
computation could be overcome.
Another aspect mentioned in numerous publications is the
energy efficiency compared to general purpose architectures
like CPUs and GPGPUs. Several applications make direct use
of the possibilities introduced through partial reconfiguration
to reduce the active chip area in order to minimize the power
consumption. Besides that, even high performance computing
systems are mentioned to save power when using FPGAs as
an additional or exclusive component for computations.
A totally different and therefore noteworthy view on FPGAs
comes from the field of space engineering. Although it can be
brought down to exploit the parallel architecture of FPGAs,
the concept of making excessive use of the ability of partial
runtime reconfiguration in order to achieve a fault tolerant
system is almost unique in this application field.
IV. REVIEWED LITERATURE
Table I lists all examined research papers used for the
comparison presented in this paper. Besides the matching
category and the year of publication a brief information on
the actual topic is given.
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TABLE I. Research overview
Field Description Year Reference
Processor design /
Cryptography
Elliptic curve cryptography (ECC) 2000 [9]
Space / Physics Event identification and centroiding for a photon counting detector 2000 [10]
Networks 64 bit, 66 MHz PCI bus interface 2000 [11]
Data acquisition Characters recognition and database word search 2000 [12]
Image processing Orthonormal discrete wavelet transforms 2000 [13]
Communication Block transmission decision feedback equalizer (DFE) based on Cholesky factorization 2000 [14]
Control engineering Space Vector Pulse Width Modulator (SVPWM) for voltage source inverter 2000 [15]
Medical / Image
processing
Image processing for electronic endoscope 2000 [16]
Cryptography Data Encryption Standard (DES) encryption algorithm 2000 [17]
Data acquisition Radar target detection under jamming condition 2000 [18]
Mathematics Parallel/serial wavepipelined (WP) convolver 2000 [19]
Processor design Java microprocessor core 2000 [20]
Networks Internet protocol (IP) firewall 2000 [21]
Communication Multiplierless, narrow transition width FIR filters 2000 [22]
Communication Polyphase filter for sample rate conversion 2000 [23]
Image processing Parallel Huffman decoder for JPEG and MPEG encoding 2000 [24]
Simulation Gaussian noise generator using Box-Muller method for communication channel emulation 2000 [25]
Mathematics 2D-discrete cosine transform (DCT) and 2D-inverse discrete cosine transform (IDCT) 2000 [26]
Processor design Self-reconfigurable mesh array system 2000 [27]
Neuro-computing Cellular Neural Network (CNN) simulator 2000 [28]
Image processing Background elimination for scanned text string extraction 2000 [29]
Fuzzy logic Fuzzy logic controller for DC/DC converter 2000 [30]
Image processing Handwritten-digit recognition 2000 [31]
Networks Asynchronous Transfer Mode (ATM) layer functions of an ATM switch 2000 [32]
Networks Asynchronous Transfer Mode (ATM) traffic classifier for quality of service management 2000 [33]
Image processing Image segmentation 2000 [34]
Image processing Iterative image restoration algorithm 2000 [35]
Mathematics Distributed arithmetic for DSP algorithms 2000 [36]
Communication Signal processing using sigma-delta modulation 2000 [37]
Test Re-configurable functional tester for memory chips 2000 [38]
Space Demultiplexer for Eutelsat Hot-Bird satellites 2000 [39]
Networks IP routing table lookup 2000 [40]
Mathematics Bit-level matrix product based on the Baugh-Wooley algorithm 2000 [41]
Mathematics General SATisfiability (SAT) problem solver 2000 [42]
Test Emulator environment for functional verification of a multimedia processor 2000 [43]
Networks Medium Access Control (MAC) transmitter for fiber distributed data interface (FDDI) 2000 [44]
Fuzzy logic Fuzzy logic controller (FLC) 2000 [45]
Processor design /
Image processing
Image Processing Coprocessor (IPC) 2000 [46]
Neuro-computing Scalar processing and a neural network 2000 [47]
Neuro-computing Cerebellar Model Arithmetic Computer (CMAC) modelling using bacterial evolutionary algorithm (BEA) 2000 [48]
Processor design Context-free grammar parsing co-processor 2000 [49]
Neuro-computing Networked Flexible Adaptable-Size Topology (FAST) architecture 2000 [50]
Communication Multiplier-block based FIR filter 2000 [51]
Processor design /
Cryptography
Systolic array architecture for RSA public-key cryptographic coprocessor 2000 [52]
Communication Time-multiplexed downlink Rake receiver complying with the IS-95 CDMA standard 2000 [53]
Image processing Image compression by Discrete Wavelet Transformations (DWT) and embedded zerotree encoding (EZT) 2000 [54]
Communication Full rate and half rate Global System for Mobile (GSM) vocoders 2000 [55]
Image processing Video compressor for H.263 2000 [56]
Control engineering PWM signal for a three-phase inverter 2000 [57]
Bio-computing /
Medical
Kidney blood-pressure regulation mechanism model 2000 [58]
Field Description Year Reference
Networks Hybrid error code correction counter for telecommunication 2001 [59]
Control engineering PWM generator to modulate gating pulses for Insulated-Gate Bipolar Transistor (IGBT) switches 2001 [60]
Communication MRC (Maximal Ratio Combine) beamformer 2001 [61]
Fuzzy logic Proportional-Differential (PD) fuzzy Look-Up Table (LUT) controller 2001 [62]
Image processing H.263 video decoder 2001 [63]
Simulation Fault injector for dependability evaluation of VLSI circuits 2001 [64]
Image processing Object classification stages of an object detection system 2001 [65]
Processor design Discrete wavelet transforms (DWT) coprocessor 2001 [66]
Communication Fast Hadamard transforms using Baugh-Wooley multiplication for systolic architecture and distributed
arithmetic
2001 [67]
Processor design Reconfigurable processor core based on an RISC architecture 2001 [68]
Mathematics Moore test for nonlinear equations 2001 [69]
Image processing Inverse discrete wavelet transforms based on time-interleaved FIR filters 2001 [70]
Communication Residue Number System (RNS) arithmetic for FIR digital filter 2001 [71]
Communication σ − δ modulator and demodulator 2001 [72]
Mathematics WSAT algorithm to solve boolean satisfiability problems 2001 [73]
Image processing Contours extraction utilising a rapid wavelet transforms algorithm 2001 [74]
Networks / Image
processing
MPEG-2 TS (transport stream) generation system with real-time PID filter 2001 [75]
Image processing Improved watershed algorithm for image segmentation 2001 [76]
Communication Adaptive antenna array receiver on a software radio platform 2001 [77]
Image processing Fast Walsh-Hadamard transform using distributed arithmetic 2001 [78]
Cryptography Message Diges 5 (MD5) hash algorithm for IPSED 2001 [79]
Image processing Separable 2-D biorthogonal Discrete Wavelet Transform (DWT) decomposition 2001 [80]
Control engineering Digital protective relays in power distribution system 2001 [81]
Image processing Real-time color conversion from RGB to YUV 2001 [82]
Processor design FLIX processor extensions 2001 [83]
Image processing Frame filter-decimator for the Geostationary Imaging Fourier Transform Spectrometer (GIFTS) 2001 [84]
Communication Fast Hadamard transforms using Baugh-Wooley multiplication for systolic architecture and distributed
arithmetic
2001 [85]
Communication Half-band filter 2001 [86]
Communication Pulse-shaping filter for IS-95 Code Division Multiple Access (CDMA) 2001 [87]
Image processing 3D laser micro-sensor 2001 [88]
Networks Mid-value select architecture (HMVSA) control logic 2001 [89]
Communication Non-linear auto-regressive (AR) filter structures for a chaos-based frequency hopping sequence generator 2001 [90]
Neuro-computing Hopfield neural network mapped into a 2-D systolic array 2001 [91]
Communication Real-time generation of trajectories of chaotic mappings for an FM-DCSK radio transmitter 2001 [92]
Communication CRC 2001 [93]
Image processing Convolution operation for real-time image processing 2001 [94]
Medical Lyon and Mead’s electronic cochlea filter 2001 [95]
Communication IIR pulse-shaping filter for digital microwave radio 2001 [96]
Image processing Real-time video multiplexer and processor for video surveillance 2001 [97]
Cryptography Rijndael encryption 2001 [98]
Image processing Volterra series based non-linear filters for image interpolation 2001 [99]
Control engineering Vector modulation technique for pulse width modulation (PWM) signals for IGBT inverter 2001 [100]
Processor design Reduced Instruction Set Computer (RISC) 2001 [101]
Prototyping Wavelet transform to the fast fault detection and location on a transmission line 2001 [102]
Cryptography Advanced encryption standard candidate algorithms 2001 [103]
Space Fault-tolerant adder 2001 [104]
Mathematics 2D discrete cosine transform (DCT) 2001 [105]
Neuro-computing Toroidal mesh based toroidal neural processor (TNP) 2001 [106]
Simulation Fault injector for dependability evaluation of processor-based system 2001 [107]
Space Fault-tolerant redundant multistage interconnection network (MIN) 2001 [108]
Communication Power estimation of digital filter 2002 [109]
Image processing Real-time multi-oject tracking and depth estimation 2002 [110]
Neuro-computing Feed-forward neural network 2002 [111]
Image processing MPEG-compliant entropy decoding 2002 [112]
Cryptography Redundant Residue Number System (RRNS) Quasi-Chaotic (QC) encoder/decoder 2002 [113]
Cryptography Elliptic curve cryptography 2002 [114]
Field Description Year Reference
Image processing FPGA image co-processor 2002 [115]
Control engineering Torsion vibration in a marine engine shaft-gear system 2002 [116]
Mathematics Addition and multiply-accumulate blocks 2002 [117]
Communication Radix-4 butterflies for HIPERLAN 2 2002 [118]
Cryptography 128bit Rijndael algorithm 2002 [119]
Communication Sample rate conversion subsystems for UMTS (MAX/TC algorithm) and GSM 2002 [120]
Image processing H.263 video coder 2002 [121]
Communication Cascaded integrator comb filter for software defined radio 2002 [122]
Simulation Readback signal generator for hard-drive read channel simulator 2002 [123]
Prototyping Microcomputersystem 2002 [124]
Cryptography Rijndael algorithm 2002 [125]
Communication Chaotic generators based on Lorenz chaotic system 2002 [126]
Image processing PAL TV ghost canceller FIR filter 2002 [127]
Communication Real-time calibration for digital beamforming 2002 [128]
Cryptography Improvement in AES cipher text randomization 2002 [129]
Cryptography Ombinatorial multiplier over canonical base GF(16) 2002 [130]
Image processing 3D vision for moblie robot positioning 2002 [131]
Processor design Fault-tolerant processor by degrading strategy of single cores 2002 [132]
Image processing Real-time video processing 2002 [133]
Image processing H.263 video coding 2002 [134]
Cryptography Microcoded elliptic curve processor 2002 [135]
Communication Quadrature direct digital synthesizers 2002 [136]
Neuro-computing Multi-layer neural networks 2002 [137]
Processor design IEEE-754 FPUs 2002 [138]
Networks Data streaming mux and demux with CRC 2002 [139]
Image processing Generic shape-based object detection 2002 [140]
Communication Turbocodes and Viterbi coding for 8-PSK 2002 [141]
Communication (3, k)-regular LDPC code partly parallel decoder 2002 [142]
Communication Beamforming 2002 [143]
Mathematics Population based ant colony optimization 2002 [144]
Neuro-computing Bidirectional associative memory 2002 [145]
Games theory Chess movement calculation 2002 [146]
Communication Viterbi decoder converting pre-processed speech data into words or sub-word units 2002 [147]
Image processing Adaptive genetic algorithm for image enhancement eliminating unknown distortion 2002 [148]
Test Error injection System 2002 [149]
Space CCSDS compatible command and telemetry collection hardware, BCH error detection and correction,
level-0 command capability
2002 [150]
Image processing 3D triangle mesh decompressor 2002 [151]
Games theory Shogi AI 2002 [152]
Data acquisition Parallel and serial parallel correlation using random pulse representation 2002 [153]
Robotics Image processing and robotic vision platform 2002 [154]
Networks / Cryp-
tography
IPSec triple-DES accelerator 2002 [155]
Fuzzy logic Fuzzy computation accelerator 2002 [156]
Image processing H.263 video coder 2002 [157]
Mathematics Irregular computation problem of evaluating y = Ax when the matrix A is sparse 2002 [158]
Image processing Iterativer image restoration 2003 [159]
Control engineering Stepper motor controller 2003 [160]
Control engineering AC/DC converter controller 2003 [161]
Control engineering Powerinverter controller 2003 [162]
Neuro-computing Pulse density NN using the simultaneous perturbation method 2003 [163]
Communication Hebbian Algorithm Eigenfilter 2003 [164]
Communication Turbo decoder 2003 [165]
Image processing Multidimensional binary morphological image processing 2003 [166]
Communication Numerically inverse Laplace transformation 2003 [167]
Cryptography Finite field multiplicaiton 2003 [168]
Communication Adaptiver Viterbi decoder 2003 [169]
Image processing Block truncation code video compression 2003 [170]
Field Description Year Reference
Neuro-computing /
Image processing
Kohonen self-organizing map for digital color still imaging 2003 [171]
Communication Canonic sign digit multiplier for adaptive digital filters 2003 [172]
Neuro-computing Digital multilayer cellular neural network for 3D nonlinear spatio-temporal dynamics 2003 [173]
Mathematics Two’s complement serial / parallel multiplication 2003 [174]
Image processing Color space conversion for MPEG decoding 2003 [175]
Cryptography IDEA block cipher 2003 [176]
Communication Genetic algorithm for seperation of wave signals 2003 [177]
Communication Transversal filter 2003 [178]
Data acquisition ADC data acquistion, compression, and memory rewriting 2003 [179]
Mathematics Parallel block-diagonal-bordered for linear equations 2003 [180]
Cryptography Block cipher MISTY1 2003 [181]
Image processing Filtering, correlation and transformation of 256x256 Pixel images 2003 [182]
Control engineering Fixed-frequency quasisliding control algorithm for N parallel-connected single-phase inverters 2003 [183]
Cryptography High and low modulo multiplier for International Data Encryption Algorithm (IDEA) 2003 [184]
Communication FIR filter 2003 [185]
Control engineering Space vector modulator for a voltage inverter 2003 [186]
Cryptography AES encryptor/decryptor 2003 [187]
Control engineering Three-phase Inverter power-factor correction PFC 2003 [188]
Bio-computing PALM network 2003 [189]
Mathematics FFT 2003 [190]
Mathematics Discrete Hartley transforms using Booth-encoder-Wallace trees multiplication (MBWM) 2003 [191]
Processor design SPIHT for mobile environments 2003 [192]
Communication /
Control engineering
Fixed point recursive least square algorithm MMSE adaptive array antenna 2003 [193]
Fuzzy logic Inverted pendulum car 2003 [194]
Image processing Video compression using block truncation coding 2003 [195]
Communication Multiplier-based complex mixer 2003 [196]
Scheduling Fair Weighted Fair Queuing (WF2Q+) 2003 [197]
Communication 64-QAM modem 2003 [198]
Fuzzy logic Single disk of an ECP torsional plant 2003 [199]
Cryptography Random number generation TRNG, BBS 2003 [200]
Communication Generic 2D orthogonal discrete wavelet transform 2003 [201]
Processor design /
Cryptography
Single instruction multiple data stream processor for key search 2003 [202]
Mathematics 3D-finite-difference time-domain solver 2003 [203]
Communication /
Space
Digital Matched-Filter (DMF) for Low-Earth Orbit (LEO) satellite communication 2003 [204]
Communication Two bit error correction based on a modified step-by-step decoding algorithm 2003 [205]
Mathematics Systolic array for Singular Value Decomposition (SVD) 2003 [206]
Communication Least Mean Square (LMS) adaptive filter 2003 [207]
Image processing Discrete Hartley transforms using Baugh-Wooley algorithm for a systolic architecture and distributed
arithmetic
2003 [208]
Medical Real-time blind source separation of fetal ECG signals 2004 [209]
Networks Network intrusion detection system (NIDS) 2004 [210]
Control engineering Optimal Total Harmonic Distortion (THD) control algorithm for cascaded H-bridges multilevel converter 2004 [211]
Communication Complex sign Doppler estimator for real-time synthetic aperture radar (SAR) Doppler center frequency
estimation
2004 [212]
Games theory Chess program 2004 [213]
Communication Subspace tracker based on a recursive unitary ESPRIT algorithm 2004 [214]
Networks Digital transmitter for OFDM based WLAN systems 2004 [215]
Neuro-computing TotemNC3003 Twinchip 2004 [216]
Neuro-computing Spiking neural network for tangible collaborative autonomous agents 2004 [217]
Bio-computing DNA sequence matching processor 2004 [218]
Control engineering Dead time compensation for SVM inverters 2004 [219]
Mathematics QR decomposition based recursive least squares (RLS) algorithm 2004 [220]
Communication Interpolator and control mechanism for arbitary resampling 2004 [221]
Image processing Real-time video smoothing 2004 [222]
Networks Intermediate frequency transceiver for OFDM-based WLAN 2004 [223]
Field Description Year Reference
Cryptography Camellia encryption algorithm 2004 [224]
Image processing 3D median filtering using word-parallel systolic arrays 2004 [225]
Communication Blind source separation for audio signals using independent component analysis (ICA) 2004 [226]
Control engineering Sliding-DFT based power-line phase measurement algorithm 2004 [227]
Control engineering PID controller as distributed arithmetic 2004 [228]
Image processing Real-time image feature extraction using gray level cooccurrence matrix 2004 [229]
Communication Parallel and nonparallel stack filters 2004 [230]
Control engineering Multilevel modulator for H-bridge-based converter 2004 [231]
Communication Adaptive processing of noisy signals for target detection based on Constant False Alarm Rate (CFAR)
algorithms
2004 [232]
Image processing JPEG2000 MQ-decoder and arithmetic decoder 2004 [233]
Communication Kalman band pass sigma-delta filter for FM demodulation 2004 [234]
Processor design IEEE-754 single precision exponential unit 2004 [235]
Image processing JPEG2000 decoder 2004 [236]
Image processing Template tracking 2004 [237]
Communication Distributed arithmetic multiplier-free FIR adaptive filter 2004 [238]
Control engineering Rotor position estimator 2004 [239]
Communication Digit-serial N-tap FIR filter with programmable coefficients 2004 [240]
Image processing JPEG2000 MQ-decoder and arithmetic decoder 2004 [241]
Control engineering Automated rail transit train controller 2004 [242]
Mathematics /
Cryptography
Modular multiplication and inversion/division for Elliptic Curve Public Key Cryptosystems (ECPKC) 2004 [243]
Control engineering Railway interlocking safety system 2004 [244]
Communication Space-time block coder 2004 [245]
Data acquisition Four channel data acquisition for for high resolution spectroscopy 2004 [246]
Data acquisition Radio astronomy data acquisition with accurate time tagging 2004 [247]
Control engineering Motion control system with load decoder 2004 [248]
Neuro-computing Self-organizing map neural network for classification of vigilance states in humans EEG signals 2004 [249]
Communication Distributed arithmetic multiplier-free FIR adaptive filter 2004 [250]
Bio-computing Bat inspired biomimetic cochlear model 2004 [251]
Cryptography / Pro-
cessor design
symmetric-key and message authentication co-processor 2004 [252]
Mathematics Modulo M multiplication-addition 2004 [253]
Control engineering Permanent magnet AC (PMAC) motor controller 2004 [254]
Data-Mining Independent component analysis for dimensionality reduction in hyperspectral image 2004 [255]
Neuro-computing Probabilistic neural network (PNN) for a bioelectric human interface 2004 [256]
Data acquisition Data filtering and compression for a ultrasonic measuring system for pipelines 2004 [257]
Simulation Received signal generator for a 44 MIMO transmission 2004 [258]
Communication Parity-check convolutional decoders 2005 [259]
Communication Structured binary (arary) Low Density Parity Check (LDPC) codes 2005 [260]
Image processing 2-D shift-variant convolvers 2005 [261]
Communication CDMA source coding and modulation 2005 [262]
Prototyping Digital signal processing systems 2005 [263]
Communication Parity sharing Reed Solomon codecs 2005 [264]
Other Tri-state based shifters 2005 [265]
Processor design Floating-point computation environment for SoCs 2005 [266]
Communication Irregular Low-Density Parity-Check (LDPC) 2005 [267]
Image processing Particle graphics simulations for real-time panicle graphics in video games 2005 [268]
Mathematics Greedy algorithm for set covering 2005 [269]
Neuro-computing Neural networks controller 2005 [270]
Other Time-multiplexing of signal using selectable digital delays 2005 [271]
Communication Viterbi decoder for wireless LANs 2005 [272]
Networks CAN controller 2005 [273]
Communication Evolutionary Digital Filter (EDF) 2005 [274]
Image processing Multiplierless JPEG compressor for gray scale images 2005 [275]
Data acquisition /
Physics
Off-shore readout system of the ANTARES neutrino experiment and CMS electromagnetic calorimeter
at LHC
2005 [276]
Control engineering Control for power converters 2005 [277]
Cryptography ”PYRAMIDS” block cipher 2005 [278]
Field Description Year Reference
Image processing 2-D shift-variant convolvers 2005 [279]
Cryptography AES-128 Encryption 2005 [280]
Mathematics Higher radix floating-point computation 2005 [281]
Data acquisition Real-time sensor fusion for automotive safety systems 2005 [282]
Simulation Emulation test bed for powerline channels 2005 [283]
Data acquisition Pulse-height analyzer for high resolution X-ray spectroscopy 2005 [284]
Mathematics CORDIC algorithm for circular and linear coordinates 2005 [285]
Image processing Image segmantation using logarithmic arithmetic for computer vision 2005 [286]
Communication Kalman band-pass sigma-delta (σ − δ) demodulator 2005 [287]
Cryptography Rijndael AES encryption 2005 [288]
Neuro-computing Interface to cellular nonlinear networks 2005 [289]
Simulation / Physics Lattice quantum chromodynamics simulation 2005 [290]
Processor design Intermediate code to machine code assembler 2005 [291]
Processor design General purpose hidden Markov model (HMM) processor 2005 [292]
Data acquisition Architecture for data acquisition 2005 [293]
Control engineering Buffering interface of multi task motion control system 2005 [294]
Processor design Real-time FFT processor 2005 [295]
Prototyping / Pro-
cessor design
Perceptron-based branch predictor 2005 [296]
Control engineering Low Level RF control for the Debuncher, readout of transfer-line Beam Position Monitors, and narrow-
band spectral analysis of diagnostic signals from Schottky pickups
2005 [297]
Control engineering Zero-current-switching single-phase high power factor boost rectifier controller 2005 [298]
Image processing Distributed Arithmetic (DA) video processing 2005 [299]
Networks IP lookup 2005 [300]
Prototyping / Pro-
cessor design
Fast path-based neural branch predictor 2005 [301]
Communication IQ-imbalances corrector in quadrature receivers 2005 [302]
Mathematics Real-time histogram equalization 2005 [303]
Cryptography Sequential implementation of advanced encryption standard (AES) 2005 [304]
Image processing Real-time adaptive background model 2005 [305]
Data-Mining XCS (accuracy-based learning classifier system) 2005 [306]
Data-Mining /
Fuzzy logic
Data Fusion including Kalman filtering and fuzzy logic covariance matrix 2005 [307]
Image processing Active contour models (snakes) 2005 [308]
Fuzzy logic Fuzzy controller for multiphase DC-DC converters 2006 [309]
Robotics Weak chaos control for action-oriented perception and navigation 2006 [310]
Neuro-computing Path-based neural branch prediction algorithm 2006 [311]
Networks Network interface for software router 2006 [312]
Simulation Thermal emulation framework for multi-processor system-on-chip 2006 [313]
Image processing H.264/AVC inverse transforms and quantization 2006 [314]
Control engineering N-motor speed control system of brushless DC motors 2006 [315]
Image processing Main profile H.264/AVC decoder 2006 [316]
Image processing DCT/IDCT algorithm for MPEG or H.26x video compression 2006 [317]
Mathematics Pseudo-random number generator based on cellular automata 2006 [318]
Data acquisition /
Physics
Data acquisition and analysis for ANTARES neutrino experiment and CMS electromagnetic calorimeter
at LHC
2006 [319]
Communication Real-time wireless digital signal processing 2006 [320]
Other Video arousal content modeling system 2006 [321]
Neuro-computing /
Control engineering
Neural network-based controller for power electronic applications 2006 [322]
Control engineering Real-time detection for creepage of power supply and person’s getting an electric shock 2006 [323]
Mathematics Simplex algorithm for linear programming 2006 [324]
Communication Fixed-throughput sphere decoder for MIMO systems 2006 [325]
Data acquisition Data stream zero suppression and word recoding 2006 [326]
Medical Sleep apnea screening 2006 [327]
Image processing Retinex image processing algorithm 2006 [328]
Control engineering Variable structure controller slide-mode (VSC-SM) for DC/DC converters 2006 [329]
Image processing Two-dimensional discrete wavelet transform for JPEG2000 compression 2006 [330]
Control engineering 3-sinusoidal PWM (SPWM) controller 2006 [331]
Field Description Year Reference
Control engineering Phase-shift control for variable frequency multi-cells interleaved boost pre-regulator 2006 [332]
Neuro-computing Time Adaptive Clustering (TAC) for Logical Story Unit (LSU) segmentation 2006 [333]
Data acquisition Multi-rate interpolator with real-time rate change for a JET test-bench system 2006 [334]
Data acquisition Multi-sensor data acquisition module with broadcasting capabilities and environment compensation 2006 [335]
Control engineering Single-phase shunt Active Power Filter (APF) 2006 [336]
Communication Digital blocks of a DAB receiver 2006 [337]
Communication Digital IIR filter 2006 [338]
Other Audiodecoding for multimedia player 2006 [339]
Data-Mining Support vector machines with pseudo-logarithmic number representation 2006 [340]
Control engineering Variable frequency interleaved zero-current-switching boost rectifier controller 2006 [341]
Mathematics /
Cryptography
Exponentiation accelerator 2006 [342]
Communication Dynamic Threshold Sphere Detection (DTSD) 2006 [343]
Processor design Custom instruction accelerator 2006 [344]
Mathematics /
Cryptography
Moduli multiplier for public-key cryptographic 2006 [345]
Communication Multi-standard reconfigurable viterbi decoder for UMTS and GPRS 2006 [346]
Mathematics All-Pairs Shortest-Paths (APSP) solver for directed graph 2006 [347]
Image processing H.264/AVC decoder 2006 [348]
Control engineering
/ Prototyping
Second order Time Delay Tanlock Loop (TDTL) 2006 [349]
Image processing Learning OCR system using short/long-term memory approach 2006 [350]
Image processing License plate recognition SoC 2006 [351]
Communication Canonical signed digit multiplier-less based FFT for wireless communication 2006 [352]
Mathematics All-Pairs Shortest-Paths (APSP) solver for directed graph 2006 [353]
Data acquisition /
Communication
Power-spectrum analysis 2006 [354]
Image processing Color space conversion 2006 [355]
Prototyping Packet switching algorithm for networks on chip 2006 [356]
Image processing 2-D shift-variant convolvers 2006 [357]
Networks Switch performance testbed for optical links 2006 [358]
Control engineering Power Factor Correction (PFC) based on average current mode control 2007 [359]
Communication Dirty paper precoder 2007 [360]
Medical Communication controller with RF transceiver for health monitoring 2007 [361]
Mathematics Multivariate PieceWise Linear (PWL) function 2007 [362]
Bio-computing /
Processor design
Median-based phylogenetic reconstruction co-processor 2007 [363]
Image processing Context-based Adaptive Binary Arithmetic Coding (CABAC) decoder 2007 [364]
Mathematics Fast Fourier (FFT) and Inverse Fast Fourier Transform (IFFT) algorithms 2007 [365]
Image processing Edge detection 2007 [366]
Cryptography SAFER 64 (secure and fast encryption routine) algorithm for data and voice encryption 2007 [367]
Robotics Autopilot platform for unmanned vehicle designs 2007 [368]
Communication Receiver diversity combining for SIMO systems 2007 [369]
Prototyping Gated clock based globally asynchronous locally synchronous wrapper circuits 2007 [370]
Medical High resolution phase shift beamformer for 2D and 3D ultrasound real time imaging 2007 [371]
Image processing Color space transformation RGB to YIQ and YCbCr 2007 [372]
Communication Digital carrier synchronizer 2007 [373]
Cryptography Elliptic Curve Cryptographic (ECC) 2007 [374]
Networks Network-On-FPGA (NoFPGA) router 2007 [375]
Communication Digital carrier synchronizer 2007 [376]
Bio-computing Pairwise biological sequence alignment (Smith-Waterman and Needleman-Wunsch) 2007 [377]
Communication CTC turbo decoder 2007 [378]
Image processing Automatic meter reading of a fluid meter digit display 2007 [379]
Simulation Sensor simulation 2007 [380]
Bio-computing Molecular dynamics simulation 2007 [381]
Data acquisition Power measuring for induction heating appliances 2007 [382]
Control engineering Single-carrier Multilevel PWM 2007 [383]
Data acquisition /
Processor design
Particle detector monitoring SoC 2007 [384]
Field Description Year Reference
Control engineering Vector PI (VPI) regulator controller 2007 [385]
Mathematics Floating-point matrix multiplier for 3D affine transformations 2007 [386]
Data acquisition Trigger and readout electronics for the CERN ALICE experiment 2007 [387]
Control engineering Split-phase control current source multi-level inverter 2007 [388]
Data-Mining Matched filter for hyperspectral data 2007 [389]
Control engineering Controller for a NPC (Neutral Point Clamped) (three-level) multilevel converter 2007 [390]
Mathematics Cyclotomic Fast Fourier Transform (FFT) over finite fields GF (2m) 2007 [391]
Networks High-speed serial address-event representation 2007 [392]
Control engineering Motor side active filter 2007 [393]
Communication Chaos-based Code Division Multiple Access (CDMA) transceiver 2007 [394]
Image processing Motion estimation 2007 [395]
Communication Quadrature mirror filter bank 2007 [396]
Control engineering Switching power converter controller 2007 [397]
Networks Lookup circuit for session-based IP packet classification 2007 [398]
Data-Mining Fingerprint verification and matching system 2007 [399]
Space / Communi-
cation
Reed-Solomon encoder 2007 [400]
Image processing Low-level vision algorithm 2007 [401]
Data acquisition Time-to-digital converter 2007 [402]
Image processing Fast Hadamard transform 2007 [403]
Communication Multi-standard software radio receiver 2007 [404]
Bio-computing Maximum-Parsimony (MP) phylogenies reconstruction 2007 [405]
Control engineering Power Factor Correction (PFC) based on average current mode control 2007 [406]
Robotics Extended Kalman Filter (EKF) for localization and mapping 2007 [407]
Control engineering Input current and DC link voltage of a single-phase voltage-doubler boost PFC 2008 [408]
Financial
computing
Pseudo random number generators for monte carlo methods in quantitative finance 2008 [409]
Other High-resolution programmable delay lines 2008 [410]
Processor design 8-bit simple processor 2008 [411]
Cryptography Hybrid additive programmable cellular automata encryption 2008 [412]
Cryptography AES-CCM for IEEE 802.16e and IEEE 802.11i 2008 [413]
Communication Decoder for long structured or unstructured LDPC codes 2008 [414]
Networks Multiplexing and demultiplexing deep-sea hydrophone array signals 2008 [415]
Cryptography / Pro-
cessor design
Tate Pairing coprocessor 2008 [416]
Control engineering Digital pulse width modulator 2008 [417]
Communication Vector SISO algorithm decoder for extended Hamming code and extended Bose, Chaudhri, and
Hocquenghem code
2008 [418]
Mathematics 2D-discrete cosine transform 2008 [419]
Control engineering Control of a PFC converter 2008 [420]
Simulation Rayleigh and Rician fading channels for MIMO 2008 [421]
Communication Space time block encoder 2008 [422]
Image processing Rotationally invariant sparse patch matching 2008 [423]
Data acquisition Time-to-digital converters 2008 [424]
Mathematics Linear, non-linear, and hybrid pseudo-random number generators 2008 [425]
Space Floating point signal processing for MATMOS Fourier Transform InfraRed (FTIR) spectrometer 2008 [426]
Mathematics Left to right serial multiplier for large numbers 2008 [427]
Networks Crossbar for NoC 2008 [428]
Mathematics CORDIC algorithm for cosine calculation 2008 [429]
Neuro-computing Isolated digit recognition system using self organizing feature map 2008 [430]
Image processing Robust Evolutionary Controlled (REC) filter for radar image enhancement 2008 [431]
Simulation Real-time simulator for electrical system 2008 [432]
Control engineering Controller for laboratory scale air levitation system 2008 [433]
Data acquisition Trigger and readout electronics for the CERN ALICE experiment 2008 [434]
Control engineering
/ Processor design
Full speed real-time motor control drive algorithm based MPSoC 2008 [435]
Communication Viterbi decoder using Register Exchange Algorithm (REA) for digital video broadcasting for terrestrial
networks (DVB-T)
2008 [436]
Field Description Year Reference
Data acquisition Automatic Censored Cell Averaging (ACCA) Constant False Alarm Rate (CFAR) detection algorithm for
RADAR
2008 [437]
Communication CoOrdinate Rotation DIgital Computer (CORDIC) for OFDM 2008 [438]
Processor design SIMD SoC parallel reduction algorithm 2008 [439]
Neuro-computing Serial, partial parallel, and full parallel artificial neuron model 2008 [440]
Prototyping Alamouti space-time coding with 64-QAM for LTE 2008 [441]
Neuro-computing Artificial neural network for Cetane number prediction form liquid chromatography and gas chromatog-
raphy
2008 [442]
Image processing Spatial-temporal implementation of sobel filters and anisotropic diffusion 2008 [443]
Mathematics Wide integer multiplier 2008 [444]
Simulation / Con-
trol engineering
Real-time motor emulator linked to its controller drive 2008 [445]
Control engineering Multilevel inverter controller 2008 [446]
Neuro-computing /
Control engineering
Neural multi-layer network for DC motor speed control 2008 [447]
Cryptography AES-CCM for IEEE 802.16e and IEEE 802.11i 2008 [448]
Medical / Prototyp-
ing
Transcutaneous electrical nerve stimulator 2008 [449]
Image processing Stereo vision on gray scaled Bayer patterned images 2008 [450]
Communication Second Order Volterra Filter (SOVF) for decomposing pulse echo ultrasonic Radio-Frequency (RF) signals 2008 [451]
Bio-computing Smith-Waterman algorithm for DNA sequence alignments 2008 [452]
Data-Mining Sixphase pulse compression sequences for radar signal processing 2008 [453]
Prototyping Circuit model emulation of quantum algorithms 2008 [454]
Networks Universal Serial Bus (USB) transceiver macro cell interface (UTMI) 2008 [455]
Neuro-computing Biologically inspired spike timing-dependent plasticity 2008 [456]
Prototyping Quantum cellular automata 2008 [457]
Data acquisition Non-linear least squares for digital spectroscopy 2009 [458]
Data acquisition Time-to-digital converter 2009 [459]
Data acquisition Direct resistance and capacitance measurement 2009 [460]
Communication FFT for infinite complex field C and Galois finite field GF 2009 [461]
Control engineering Power Factor Correction (PFC) of a single-phase voltage doubler rectifier 2009 [462]
Data acquisition Rigger architecture for high-resolution spectroscopy 2009 [463]
Communication Digital up converter for Wideband Code Division Multiple Access (WCDMA) 2009 [464]
Communication SNR estimation for Direct Sequence Spread Spectrum (DSSS) signal of space borne secondary radar 2009 [465]
Neuro-computing /
Image processing
Discrete time cellular neural network for image processing 2009 [466]
Control engineering Space vector pulse width modulation based induction motor speed control 2009 [467]
Communication Multiple Signal Classification (MUSIC) and Direction Of Arrival (DOA) estimation of smart antenna
array
2009 [468]
Communication CRC engine 2009 [469]
Networks Zigbee CRC block 2009 [470]
Medical / Neuro-
computing
Cardiac arrhythmias recognition by means of Kohonen self-organizing map 2009 [471]
Neuro-computing Binary self organizing map 2009 [472]
Image processing Multimodal Sigma-Delta background estimation for moving objects extraction 2009 [473]
Image processing /
Cryptography
Chaos-based image encryption 2009 [474]
Control engineering Time domain deadbeat algorithm for DC motor control 2009 [475]
Communication CRC engine for error detection in data transmission 2009 [476]
Communication Bit Error Rate Tester (BERT) for hardware-based verification of the physical layer of emerging wireless
systems
2009 [477]
Data acquisition Least mean squares to correct the mismatch errors in time interleaved ADCs 2009 [478]
Communication Multi-rate signal processing for Software Defined Radio (SDR) 2009 [479]
Control engineering Pulse shape discrimination for positron emission tomography 2009 [480]
Image processing Optical-flow estimation 2009 [481]
Communication Variable step-size normalized least-mean-square acoustic echo canceller 2009 [482]
Mathematics Linear equation solver 2009 [483]
Data acquisition Time-to-digital converter 2009 [484]
Bio-computing SSEARCH35 Smith-Waterman implementation 2009 [485]
Prototyping Verification of broadband MIMO wireless systems 2009 [486]
Field Description Year Reference
Processor design Coordinate Rotation Digital Computer (CORDIC) trigonometric algorithm 2009 [487]
Processor design 1D linear MPSoC architecture for invasive computing 2009 [488]
Cryptography Micro crypto-functions 2009 [489]
Other Extending GPS with inertial navigation system (INS) 2009 [490]
Networks Zigbee bit-to-symbol block and the symbol-to-chip block for an acknowledgement frame 2009 [491]
Data acquisition Time To Digital converter (TDC) for Positron Emission Tomography (PET) 2009 [492]
Processor design /
Networks
Packet classification coprocessor 2009 [493]
Communication Carrier Frequency Offset (CFO) estimation and correction for WiMAX OFDM receiver 2009 [494]
Image processing Stable Euler-number based algorithm for image binarization 2009 [495]
Simulation Pulse generator circuit that produces a stream of pulses at pseudo-random time intervals 2009 [496]
Networks Zigbee CRC block 2009 [497]
Robotics Control of a sailing Robot 2009 [498]
Control engineering Solid state pulsed power generator controller 2009 [499]
Communication Intermediate frequency filter for GSM systems 2009 [500]
Image processing CCD scanning and detecting defects of crossing-linkable polyethylene unsulation 2009 [501]
Simulation Emulation of GLink chip set with serial transceivers for the ATLAS Level-1 Muon Trigger 2009 [502]
Control engineering Phase Locked Loop (PLL) controller 2009 [503]
Data acquisition Multihit time-to-digital converter 2009 [504]
Image processing Real-time stereo imaging system 2009 [505]
Mathematics Multivariate polynomial evaluation 2009 [506]
Data acquisition Fast control and timing distribution system 2009 [507]
Communication Direct sequence code division multiple access receiver 2010 [508]
Neuro-computing /
Robotics
Discrete Time Cellular Neural Network (DTCNN) for robot guiding 2010 [509]
Data acquisition Trigger and dead-time free DAQ System for the KAOS Spectrometer at MAMI 2010 [510]
Communication Bartlett direction of arrival algorithm for a 5.8ghz circular antenna array 2010 [511]
Medical Real-time measurement of ventricular volumes 2010 [512]
Image processing Sobel algorithm for adaptive edge detection 2010 [513]
Networks Successive interference cancellation detector 2010 [514]
Image processing Iris biometic recognition 2010 [515]
Robotics Object seeking and tracking 2010 [516]
Cryptography Secure Hash Alogrithm (SHA) 2010 [517]
Control engineering Pulse Width Modulation (PWM)-Pulse Frequency Modulation (PFM) for DC-DC converter 2010 [518]
Prototyping Cluster-based multiprocessor system-on-chip (MPSoC) 2010 [519]
Image processing CVBS to SDI conversion 2010 [520]
Communication Matched filtering algorithm for impact signal processing 2010 [521]
Image processing Video capturing system for plate-profile information and spatial domain image processing 2010 [522]
Communication 8-point Slantlet transform based polynomial cancellation coding-OFDM 2010 [523]
Control engineering Pulsed-power generators controller 2010 [524]
Simulation Stochastic spatial MIMO channel simulation 2010 [525]
Networks Public telephone remote control system 2010 [526]
Image processing Message displaying system using scanning technique 2010 [527]
Control engineering Brushless DC motor speed controller 2010 [528]
Control engineering Space vector modulated trigger controller for a frequency converter 2010 [529]
Image processing Serial Digital Interface (SDI) video interface 2010 [530]
Networks Full duplex implementation of Internet Protocol version 4 2010 [531]
Networks UDP/IP core 2010 [532]
Image processing Vehicle recognition for speed limit enforcement systems 2010 [533]
Control engineering Pulse generator for stepper motor 2010 [534]
Medical / Image
processing
Finite RAdon Transform (FRAT) for medical image de-noising 2010 [535]
Neuro-computing Multilayer perceptron artificial neural network 2010 [536]
Simulation Emulation of GLink chip set with serial transceivers for the ATLAS Level-1 Muon Trigger 2010 [537]
Mathematics Integer division 2010 [538]
Control engineering Unipolar sinusoidal pulse width modulation (SPWM) for single phase full bridge inverter 2010 [539]
Medical ECG signal FIR filter for diagnosis of cardiovascular disease 2010 [540]
Data acquisition Levenberg-Marquardt algorithm for non-linear least-squares for digital spectroscopy 2010 [541]
Processor design FFT processor for orthogonal frequency division multiple access system 2010 [542]
Field Description Year Reference
Test Multiport equipment testing through relay matrix control 2010 [543]
Image processing Zernike Moments based near-field laser imaging detector 2010 [544]
Fuzzy logic Fuzzy logic controller 2010 [545]
Processor design Direct frequency synthesis (DDS), down-sampling filter (CIC) and low pass filter (FIR) 2010 [546]
Communication Acoustic localization 2010 [547]
Control engineering Trapezoidal modulated cyclo-inverter 2010 [548]
Control engineering Calculation of the azimuth angle and altitude angle for a two axis solar tracking system 2010 [549]
Communication High Density Bipolar codec (HDB3) encoder and decoder 2010 [550]
Communication OFDM Baseband WiMAX transmitter 2010 [551]
Bio-computing DNA Sequence Alignment 2010 [552]
Bio-computing HMMER to identify homologous protein or nucleotide sequences 2010 [553]
Control engineering Blowout expert control system 2010 [554]
Control engineering Adaptive binary integrator 2010 [555]
Control engineering Brushless DC motor speed controller 2010 [556]
Prototyping Higher order moving target indication for radar 2010 [557]
Communication DS/FH communication intermediate frequency pi
4
DQPSK modulation 2011 [558]
Fuzzy logic Stator condition monitoring 2011 [559]
Control engineering Third-order SPWM inverter controller 2011 [560]
Communication Pseudo-random m-sequence error detection for OFDM channel 2011 [561]
Networks LDPC channel coding for digital video broadcasting 2011 [562]
Networks Serial communication interface bridge 2011 [563]
Mathematics Negative logarithmic function 2011 [564]
Communication Viterbi decoder 2011 [565]
Mathematics Traveling salesman problem solver using genetic algorithms 2011 [566]
Networks Bus interface unit for ARINC 659 backplane 2011 [567]
Networks Downlink PDSCH architecture for LTE 2011 [568]
Communication Coefficient multiplier for FIR filter 2011 [569]
Other Extending GPS navigation with motion sensor information, accelerometer, and gyroscope 2011 [570]
Communication QR-decomposition algorithm for a LTE MIMO detector 2011 [571]
Simulation One-dimensional Euler equations for fluid dynamics 2011 [572]
Data acquisition Trigger and dead-time free DAQ System for the KAOS spectrometer at MAMI 2011 [573]
Control engineering Sinusoidal PWM waveform generation for a five-phase five-level converter 2011 [574]
Data acquisition Accurate frame interleaved sampling 2011 [575]
Prototyping Shared memory system for high bandwidth communication 2011 [576]
Control engineering Space Vector Modulated (SVM) trigger controller for frequency converter 2011 [577]
Control engineering Delta modulated single-phase matrix converter 2011 [578]
Control engineering Trapezoidal pulse width modulation for cyclo-inverter 2011 [579]
Image processing Viola Jones algorithm face detection for car theft detection 2011 [580]
Communication Offset quadrature phase shift keying (OQPSK)-pulse-shaping block 2011 [581]
Networks ARINC 659 Host 2011 [582]
Cryptography AES for data storage encryption 2011 [583]
Image processing /
Networks
VGA data communication 2011 [584]
Networks Hardware packet filter for network gateways 2011 [585]
Networks Hardware packet filter for network gateways 2011 [586]
Communication CRC generation 2011 [587]
Neuro-computing /
Fuzzy logic
Multi-stage condition monitoring of induction motors 2011 [588]
Control engineering Pulsed power generator controller 2011 [589]
Bio-computing Phylogenetic parsimony function for reconstructing evolutionary trees 2011 [590]
Robotics PID controller for robot navigation 2011 [591]
Control engineering Permanent magnet synchronous motor (PMSM) speed controller 2011 [592]
Control engineering 5 step modified space vector modulation algorithm for AC drive control 2011 [593]
Control engineering Space vector modulation algorithm for current control of three phase electric machines 2011 [594]
Control engineering 6 channels pulse width modulator for three phase AC drives control 2011 [595]
Neuro-computing Learning vector quantization for movement prediction of electromyogram signals 2011 [596]
Simulation Generic simulator for instruction set architectures 2011 [597]
Prototyping Replacement of timing trigger and control receiver for the LHC 2011 [598]
Field Description Year Reference
Data-Mining Parallel sorting algorithm for OS-CFAR radar algorithms 2011 [599]
Other 7-segment displays interface logic 2011 [600]
Cryptography Elliptic curve cryptography 2011 [601]
Processor design Streaming and vector computations processor 2011 [602]
Communication Viterbi decoder 2011 [603]
Image processing RVC MPEG-4 SP intra decoder 2011 [604]
Networks Network port scan detection 2011 [605]
Image processing 2D discrete cosine transform for image compression 2011 [606]
Neuro-computing Auto-associative memory based on a spiking neural network (SNN) 2011 [607]
Networks Network-on-chip structure 2012 [608]
Networks Serial link communication for SuperB asymmetric e+e – colider 2012 [609]
Image processing Canny edge detection 2012 [610]
Control engineering
/ Space
Micro-stepping scheme for stepper motor in space-based solar power systems 2012 [611]
Other Arbitrary waveform generator 2012 [612]
Neuro-computing Time-derivative cellular neural networks for spatiotemporal transfer functions for linear filtering 2012 [613]
Networks Bluetooth Medium Access Control (MAC) with Universal Asynchronous Receiver/Transmitter (UART) 2012 [614]
Mathematics Matrix inversion using single, double and custom floating-point precision 2012 [615]
Bio-computing DNA sequence data minimization 2012 [616]
Medical Discrete wavelet transformation for noise filtering of EEG data 2012 [617]
Control engineering Permanent magnet synchronous motor (PMSM) speed controller 2012 [618]
Mathematics Radix square root unit with prescaling 2012 [619]
Control engineering Numerically controlled oscillator 2012 [620]
Neuro-computing Neural networks for environment/noise classification and removal 2012 [621]
Control engineering High brightness light emitting diode array controller 2012 [622]
Networks Wake-up radio receiver for wireless sensor networks 2012 [623]
Networks Physical downlink control channel (PDCCH) for LTE 2012 [624]
Simulation Simulation environment for FPGA based embedded controller 2012 [625]
Communication Emulator for low-density-parity-check-codes evaluation 2012 [626]
Mathematics / Fi-
nancial computing
Decimal digit adders and multipliers 2012 [627]
Neuro-computing Auto-associative memory based on a spiking neural network 2012 [628]
Communication Digital down conversion with high signal-to-noise (SNR) gain 2012 [629]
Image processing Real-time linear blending vision reconstruction for a spherical light field camera 2012 [630]
Simulation Intermediate frequency GPS signal source 2012 [631]
Processor design /
Medical
Processor for real-time interlaced co-registered ultrasound and photoacoustic imaging for tumor dynamic
response
2012 [632]
Control engineering 2nd and higher order systems controller using Graham Lathrop optimal polynomials and Left Hand Side
zero
2012 [633]
Image processing /
Networks
Data processing for a video surveillance system with large network of cameras 2012 [634]
Communication Conditioned adaptive post detection integration for radar 2012 [635]
Control engineering Cyclo-converter and Cyclo-inverter using non-sinusoidal carrier-based PWM 2012 [636]
Control engineering Data acquisition and antenna guidance to achieve maximum signal strength 2012 [637]
Image processing Color histogram based Particle filter for video object tracking 2012 [638]
Networks Gigabit Ethernet UDP/IP core 2012 [639]
Communication PLL-based quarter-rate clock and data recovery circuit 2012 [640]
Bio-computing DNA sequence data minimization 2012 [641]
Communication Cyclic Redundancy Check (CRC) accelerators 2012 [642]
Robotics / Image
processing
Image processing of a low-cost camera sensor 2012 [643]
Control engineering Synchronized Sinusoidal Pulse Width Modulation (SPWM) for medium voltage inverters 2012 [644]
Test Embedded instrument for board system test 2012 [645]
Medical / Image
processing
3-D Daubechies with transpose-based method for medical image compression 2012 [646]
Control engineering 1-degree-of-freedom discrete PID for buck converter 2012 [647]
Control engineering Modulator for a five level hybrid multilevel inverter 2012 [648]
Control engineering Measurement and control system for laser cladding 2012 [649]
Simulation Signal generator for power quality analysis 2012 [650]
Field Description Year Reference
Processor design Virtual Processing Integrated Grid (VPIG) with one MCU and four cells for bio-inspired hardware
applications
2012 [651]
Processor design 8bit RISC controller IP core 2012 [652]
Neuro-computing Controlling reconfigurable antennas via neural network 2012 [653]
Cryptography 128bit AES 2012 [654]
Image processing Eye tracking 2012 [655]
Neuro-computing Tri-state logic self-organizing map 2012 [656]
Communication Digital down converter for multi-standard radio communication 2013 [657]
Simulation Isotropic and non-isotropic fading channel simulator for wireless communication 2013 [658]
Robotics Servomotor controller for a six-legged robot 2013 [659]
Control engineering
/ Space
Microstepping stepper motor drive controller for solar array drive assembly 2013 [660]
Simulation HIL simulation of a linear system block for strongly coupled system applications 2013 [661]
Cryptography Trusted cryptography module 2013 [662]
Robotics / Image
processing
Harris edge detection for colored stereo images 2013 [663]
Control engineering PID controller of a MATLAB modelled DC motor 2013 [664]
Image processing Laplace filter for 40 x 40 pixel grey scale video signals 2013 [665]
Communication Digital pre-distortion linearisation for wide-band waveforms 2013 [666]
Communication Finite impulse response and infinite impulse response filters 2013 [667]
Networks Junction based router for NoCs 2013 [668]
Medical Pulse encoder for optoelectronic neural stimulation 2013 [669]
Control engineering PLL and signal processing for a 60GHz radar distance measurement system 2013 [670]
Cryptography Blake-256 cryptographic hash implementation 2013 [671]
Cryptography JH cryptographic hash function 2013 [672]
Communication Reconfigurable 4 / 8 / 16 / 32 / 64 Quadrature Amplitude Modulation (QAM) demodulator 2013 [673]
Space Support vector machine for 128-dimensional feature space data 2013 [674]
Image processing Real-time traffic sign recognition 2013 [675]
Neuro-computing Spiking neural network of 117 Izhikevich neurons 2013 [676]
Networks Low latency interface to a HPC-GPU farm 2013 [677]
Image processing Stereo matching system for 3D-TV meeting HDMI 1.4a requirements 2013 [678]
Control engineering Controller for a single-stage grid connected solar Photo-Voltaic systems 2013 [679]
Prototyping Network-On-Chip parameter simulation 2013 [680]
Cryptography Polynomial multiplication with the number theoretic transform for lattice-based cryptography 2013 [681]
Communication Multiplier for FFT for OFDM transmission 2013 [682]
Communication Quickest detection algorithm and energy detection algorithm as spectrum sensing technique for cognitive
radio networks
2013 [683]
Cryptography Advanced encryption standard (AES) 2013 [684]
Control engineering Three phase inverter modulation with sinusoidal pulse width with zero sequence injection modulation
and space vector modulation
2013 [685]
Other Reconstruction of the energy-deposition peak in the NA62 liquid krypton electromagnetic calorimeter at
CERN
2013 [686]
Image processing Real-time filter for spatial and temporal parallelism 2013 [687]
Communication distributed algorithm FIR filter 2013 [688]
Communication Adaptive fractionally spaced blind equalizer for 2x2 Multi-Input Multi-Output (MIMO) 16-QAM channel 2013 [689]
Networks Transmission Control Protocol based industry automation 2013 [690]
Communication Digital frequency synthesis for OFDM software defined radio 2013 [691]
Image processing DAQ System for a mercury imaging X-ray spectrometer 2013 [692]
Medical Even power distributor for optoelectronic neural stimulation 2013 [693]
Control engineering Unified one-cycle controller for single phase boost power factor compensation 2013 [694]
Control engineering Control and gate signal generation for a multilevel current-source inverter 2013 [695]
Prototyping Round-Robin-arbiter for Network-On-Chip designs 2013 [696]
Prototyping Code compression/decompressor for embedded system processors 2013 [697]
Control engineering Delta modulation and trapezoidal modulation for cycloinverter 2013 [698]
Control engineering Controller for digital pulse width modulation for single-phase cascaded H-bridge multilevel inverter 2013 [699]
Medical Electrical impedance tomography image reconstruction 2013 [700]
Image processing Spatial binary filtering and euclidean distance calculation for a fingerprint recognition system 2013 [701]
Networks Remote DMA virtual to physical address translator 2013 [702]
Image processing Fractional wavelet transformation to reduce image sizes 2013 [703]
Field Description Year Reference
Networks USB 3.0 controller at 3Gbit/s 2013 [704]
Simulation Floating-point solver for HIL simulation of electric and power electronic circuits 2013 [705]
Control engineering MEMS inclinometer controller 2013 [706]
Communication Adaptive noise cancellation with LMS algorithm 2014 [707]
Image processing Median filter 2014 [708]
Communication Orthogonal frequency division multiplexing (OFDM) pipeline 2014 [709]
Networks low-density parity-check decoder 2014 [710]
Image processing Quality control and palletization 2014 [711]
Control engineering Sliding mode controller and sliding mode observer for DC/DC converter 2014 [712]
Communication Quasi-cyclic irregular LDPC decoder 2014 [713]
Communication pi
4
-DQPSK complex wavelet packet modulation CWPM transceiver 2014 [714]
Prototyping Cyberphysical-system-on-chip 2014 [715]
Networks SQL query acceleration 2014 [716]
Cryptography 128bit-key AES cipher 2014 [717]
Image processing /
Medical
Ultrasonic image enhancement 2014 [718]
Control engineering System identification based on re-sampling of periodic signals for open-loop control 2014 [719]
Communication Spatial multiplexing blocks for 3GPP-LTE 2014 [720]
Control engineering Least mean square beamforming for terrestrial radar 2014 [721]
Cryptography PRINCE block cipher 2014 [722]
Control engineering Field oriented control algorithm for speed control of a permanent magnet synchronous motor 2014 [723]
Communication Short-time Fourier-transform for speech applications 2014 [724]
Control engineering Digital phase locked loop for resonant converter 2014 [725]
Networks Robust and redundant data capturing for ATLAS 2014 [726]
Processor design Asynchronous ALU based on modified 4 phase handshaking protocol with tapered buffers 2014 [727]
Communication Carrier recovery and timing synchronization 2014 [728]
Cryptography SHA-3 (Keccak) cryptographic hash algorithm 2014 [729]
Control engineering FMCW radar liquid level measurement system signal processing 2014 [730]
Networks / Proto-
typing
cut-through and store-and-forward ethernet switch 2014 [731]
Control engineering Fractional position estimation for optical incremental encoder 2014 [732]
Communication Huffman decoder for seismic data decompression 2014 [733]
Communication Multiple constant multiplication for FIR filter 2014 [734]
Simulation Acceleration of MATLAB simulations 2014 [735]
Control engineering PID controller 2014 [736]
Control engineering Time measurement 2014 [737]
Prototyping Triple modular redundancy voter 2014 [738]
Communication Constant modulus algorithm for adaptive array antennas 2014 [739]
Communication QR Processors for MIMO wireless communications 2014 [740]
Control engineering Finite-state predictive speed and current control for a permanent magnet synchronous motor 2014 [741]
Cryptography ChaCha, BLAKE, Threefish, and Skein 2014 [742]
Image processing Runway boundary recognition for aircrafts 2014 [743]
Communication /
Networks
Channel estimation in MIMO-OFDM system 2014 [744]
Control engineering Z-source inverter controller 2014 [745]
Medical Ultrasound digital beamformer with dynamic focusing 2014 [746]
Cryptography Commutative RSA public key cryptography 2014 [747]
Medical Processing of fast-scan cyclic voltammetry data for monitoring of brain neurochemistry 2014 [748]
Image processing Real-time video stabilizer 2014 [749]
Image processing PAL to XGA format conversion 2014 [750]
Networks Data acquisition of a FDML Lasers for FBG accelerometer interrogation 2014 [751]
Image processing Harris corner algorithms 2014 [752]
Medical RFID identification 2014 [753]
Control engineering Dedicated self control strategy for a delta inverter fed BDCM drive 2014 [754]
Bio-computing Phylogenetic tree reconstruction 2014 [755]
Control engineering Current feedback control for Pulse Width Modulation (PWM) inverter 2014 [756]
Prototyping Uplink Transceiver for interleaved frequency domain multiple access passive optical network system 2015 [757]
Space / Image pro-
cessing
HySime algorithm for spectral unmixing 2015 [758]
Field Description Year Reference
Cryptography AES algorithm 2015 [759]
Cryptography Elliptic curve cryptography and authentication 2015 [760]
Image processing Ultrasound imaging beamforming 2015 [761]
Bio-computing Bowtie 2015 [762]
Control engineering Delayed signal cancellation phase locked loop 2015 [763]
Networks FlexRay communication controller 2015 [764]
Fuzzy logic Direct torque control of an induction machine 2015 [765]
Cryptography Weakening of AES and 3DES through bitstream modification 2015 [766]
Processor design FFT-CoProcessor 2015 [767]
Communication /
Networks
Finite Impulse Response (FIR) filter 2015 [768]
Communication Finite impulse repsonse filter 2015 [769]
Cryptography AES algorithm 2015 [770]
Neuro-computing feed-forward neural network which employs backpropagation algorithm 2015 [771]
Image processing Harris-Laplace variant of scale-invariant feature detection 2015 [772]
Medical Non-invasive fetal heart rate monitoring 2015 [773]
Neuro-computing Machine learning double arbiter-based physically unclonable function 2015 [774]
Image processing Stereo vision system 2015 [775]
Bio-computing SNP Arrays for detecting epistasis 2015 [776]
Processor design WLAN channel specific ALU using GTL IO standard 2015 [777]
Communication Flight termination system for software defined radio 2015 [778]
Networks Recovery from multiple failures in multicore fiber links using FPGA-based optical switch units 2015 [779]
Mathematics Fixed-width modified Baugh-Wooley multiplier 2015 [780]
Communication Kernel least mean square algorithmus 2015 [781]
Space Wavelet trigger in radio detection of cosmic rays 2015 [782]
Mathematics 16-bit Vedic multiplier 2015 [783]
Control engineering Real-time bearing fault diagnosis using ultrasampling rate acoustic emission signals 2015 [784]
Communication Data-aided single-carrier frequency-domain equalizer for format-flexible receivers 2015 [785]
Control engineering Modular multilevel converter pulse generation and capacitor voltage balance method 2015 [786]
Bio-computing Basic Local Alignment Search Tool (BLASTN) wordmatching 2015 [787]
Control engineering
/ Communication
Voltage and current dual drive system for high frame rate electrical impedance tomography 2015 [788]
Neurocomputing /
Image processing
Deep belief network architecture for character recognition using stochastic computation 2015 [789]
Biocomputing BLESS implementation for DNA error correction 2015 [790]
Mathematics Redundant basis (RB) multipliers over Galois field 2015 [791]
Image processing COordinate Rotation DIgital Computer (CORDIC) algorithm for QR decomposition 2015 [792]
Image processing Robert, Prewitt, Sobel operator based edge detection 2015 [793]
Medical Communication infrastructure for electrocardiograms 2015 [794]
Control engineering Data-driven predictive gearshift control 2015 [795]
Communication measurements of AM/AM and AM-PM distortion curves 2015 [796]
Scheduling Task scheduler for real-time soft-core processor base computing systems 2015 [797]
Simulation Simulation of a chip-multiprocessor consisting of real and pseudo cores 2015 [798]
Communication ear field inductive communication using frequency splitting and MIMO configuration 2015 [799]
Prototyping / Com-
munication
De/Scrambler and De/Interleaver for digital video broadcasting satellite standard 2015 [800]
Neurocomputing SOM and Hebbian network for hand sign recognition 2015 [801]
Data-Mining Decision tree classification 2015 [802]
Control engineering Linearised torque actuation for magnetorheological clutches 2015 [803]
Simulation Real-time simulation of power electronic converters and electric drives 2015 [804]
Simulation /
Scheduling
Performance analysis of various scheduling algorithms for a crossbar switch 2015 [805]
Simulation Analytical space harmonic model of permanent magnet machines for hardware-in-the-loop simulation 2015 [806]
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